PART II

Overview of The Pro64 Code Generator

Outline

- Code generator flow diagram
- WHIRL/CGIR and TARG-INFO
- Hyperblock formation and predication (HBF)
- Predicate Query System (PQS)
- Loop preparation (CGPREP) and software pipelining
- Global and local instruction scheduling (IGLS)
- Global and local register allocation (GRA, LRA)

Flowchart of Code Generator



WHIRL

- Abstract syntax tree based
- Symbol table links, map annotations
- Base representation is simple and efficient
- Used through several phases with lowering
- Designed for multiple target architectures

Code Generation Intermediate Representation (CGIR)

- TOPs (Target Operations) are "quads"
- Operands/results are TNs
- Basic block nodes in control flow graph
- Load/store architecture
- Supports predication
- Flags on TOPs (copy ops, integer add, load, etc.)
- Flags on operands (TNs)

From WHIRL to CGIR An Example



10/31/00

\Gao\Pro64-CG

From WHIRL to CGIR Cont'd

- Information passed
 - alias information
 - loop information
 - symbol table and maps

The Target Information Table (TARG_INFO)

Objective:

- Parameterized description of a target machine and system architecture
- Separates architecture details from the compiler's algorithms
- Minimizes compiler changes when targeting a new architecture

The Target Information Table (TARG_INFO) Cont'd

- Based on an extension of Cydra tables, with major improvements
- Architecture models have already targeted:
 - Whole MIPS family
 - IA-64
 - IA-32
 - SGI graphics processors (earlier version)

Flowchart of Code Generator



Hyperblock Formation and Predicated Execution

- Hyperblock single-entry multiple-exit control-flow region:
 - loop body, hammock region, etc.
- Hyperblock formation algorithm
 - Based on Scott Mahlke's method [Mahlke96]
 - But, less aggressive tail duplication

Hyperblock Formation Algorithm



- Hammock regions
- Innermost loops
- General regions (path based)
- Paths sorted by priorities (freq., size, length, etc.)
- Inclusion of a path is guided by its impact on resources, scheduling height, and priority level

Internal branches are removed via predication Predicate reuse

Objective: Keep the scheduling height close to that of the highest priority path.

Hyperblock Formation - An Example

aa = a[i];bb = b[i];1 switch (aa) { case 1: if (aa < tabsiz) 4,5 aa = tab[aa];case 2: 2 if (bb < tabsiz) 6,7 bb = tab[bb];default: 8 ans = aa + bb;

(a) Source

(b) CFG

5

(c) Hyperblock formation with aggressive tail duplication

6'

H2

\Gao\Pro64-CG

\H1

Hyperblock Formation - An Example





(b) Hyperblock formation with aggressive tail duplication

Cont'd H2 (c) Pro64 hyperblock formation

\Gao\Pro64-CG

Features of the Pro64 Hyperblock Formation (HBF) Algorithm

- Form "good" vs. "maximal" hyperblocks
- Avoid unnecessary duplication
- No reverse if-conversion
- Hyperblocks are not a barrier to global code motion later in IGLS

Predicate Query System (PQS)

- Purpose: gather information and provide interfaces allowing other phases to make queries regarding the relationships among predicate values
- PQS functions (examples)

BOOL PQSCG_is_disjoint (PQS_TN *tn*₁, PQS_TN *tn*₂) BOOL PQSCG_is_subset (PQS_TN_SET& *tns*₁, PQS_TN_SET& *tns*₂)

Flowchart of Code Generator



Loop Preparation and Optimization for Software Pipelining

- Loop canonicalization for SWP
- Read/Write removal (register aware)
- Loop unrolling (resource aware)
- Recurrence removal or extension
- Prefetch
- Forced if-conversion

Pro64 Software Pipelining Method Overview

- Test for SWP-amenable loops
- Extensive loop preparation and optimization before application [DeTo93]
- Use lifetime sensitive SWP algorithm [Huff93]
- Register allocation after scheduling based on Cydra 5 [RLTS92, DeTo93]
- Handle both while and do loops
- Smooth switching to normal scheduling if not successful.

Pro64 Lifetime-Sensitive Modulo Scheduling for Software Pipelining

Features

- Try to place an op ASAP or ALAP to minimize register pressure
- Slack scheduling
- Limited backtracking
- Operation-driven scheduling framework



Flowchart of Code Generator



Integrated Global Local Scheduling (IGLS) Method

- The basic IGLS framework integrates global code motion (GCM) with local scheduling [MaJD98]
- IGLS extended to hyperblock scheduling
- Performs profitable code motion between hyperblock regions and normal regions

IGLS Phase Flow Diagram



Advantages of the Extended IGLS Method - The Example Revisited

Advantages:

- No rigid
 boundaries
 between
 hyperblocks and
 non-hyperblocks
- GCM moves
 code into and out
 of a hyperblock
 according to
 profitability

(a) Pro64 hyperblock

(b) Profitable duplication

H2

Gao Pro64-CG

<u>H3</u>



Flowchart of Code Generator



Global and Local Register Allocation (GRA/LRA)

- LRA-RQ provides an estimate of local register requirements
- Allocates global variables using a priority-based register allocator [ChowHennessy90,Chow83, Briggs92]
- Incorporates IA-64 specific extensions, e.g. register stack usage



\Gao\Pro64-CG

Local Register Allocation (LRA)

- Assign_registers using reverse linear scan
- Reordering: depthfirst ordering on the DDG



Future Research Topics for Pro64 Code Generator

- Hyperblock formation
- Predicate query system
- Enhanced speculation support