## Auto－SIMDization Challenges

Amy Wang，Peng Zhao，
IBM Toronto Laboratory

Peng Wu，Alexandre Eichenberger
IBM T．J．Watson Research Center

## Objective:

## What are the new challenges in SIMD code generation that are specific to VMX?

(due to lack of time....)
> Scalar Prologue/Epilogue Code Generation (80\% of the talk)
> Loop Distribution ( $10 \%$ of the talk)

- Mixed-Mode SIMDization
> Future Tuning Plan ( $10 \%$ of the talk)


## Background:

## Hardware imposed misalignment problem

> More details in the CELL tutorial Tuesday afternoon

## Single Instruction Multiple Data (SIMD) Computation

Process multiple "b[i]+c[i]" data per operations


## Code Generation for Loops (Multiple Statements)



## Code Generation for Partial Store - Vector Prologue/Epilogue

for ( $\mathrm{i}=\mathbf{0}$; $\mathrm{i}<\mathbf{1 0 0} \mathbf{;} \mathbf{i + +}$ ) a[i+3] = b[i+1] +c[i+2];


Can be complicated for multi-threading and page faulting issues

Multit-threading issue

$$
\text { for }(i=0 ; i<100 ; i++) a[i+3]=b[i+1]+c[i+2] ;
$$

| $a 0$ | a1 | a2 | a3 |
| :--- | :--- | :--- | :--- |


| $a 4$ | $a 5$ | $a 6$ | $a 7$ |
| :--- | :--- | :--- | :--- |



Thread 1 performs load of a0-a3


Thread 2 updates a0, while thread 1 is working on shuffling


## Solution - Scalar Prologue/Epilgue

|  | After Late-SIMDization Scalar Prologue |
| :---: | :---: |
|  | 20 \| void ptest() |
|  | \{ |
| int K1; | 22 \| if (!1) goto lab_4; |
| void ptest() \{ | @CIV0 = 0; |
| void ptest() \{ | if (!1) goto lab_26; |
| int i ; | @ubCondTest0 $=(\mathrm{K} 183)^{*}-4+16$; |
| for (i=0; ${ }^{\text {c }}$ UB $\cdot \mathrm{i}++$ ) \{ | @CIV0 = 0; |
| for (i=0; $\mathrm{i}<\cup \mathrm{UB} ; \mathrm{i}++$ ) $\{$ | do \{ /* id=2 guarded *//* $\sim 27$ */ |
| pout0[i+K1] $=\operatorname{pin} 0[i+\mathrm{K} 1]+$ | $/^{*}$ region $=0$ * |
| pin1[i+K1]. | /* bump-normalized */ |
| pin1[i+K1], | if ((unsigned) (@CIV0 * 4) >= @ubCondTest0) goto lab_30; |
| \} | pout0[]0[K1 + @CIV $]$ = pin0[]0[K1 + @CIV0] + pin1[]0[K1 + @CIVO]; |
| \} | lab_30: |
| \} | /* DIR LATCH */ |
|  | @CIV0 = @CIVO + 1; |
|  | \} while (@CIV0 < 4); /* ~27 */ |
|  | @CIV0 = 0; |
|  | lab_26: |

if (!1) goto lab_25;

## SIMD Body

@CIV0 = 0;
do \{ /* id=1 guarded */ /*~3 */
/* region = 8 */
23 | @V.pout0[]02[K1 + (@CIV0 + 4)] = @V.pin0[]01[K1 + (@CIV0 + 4)] + @V.pin1[]00[K1 + (@CIV0 + 4)];
22 /* DIR LATCH */
@CIV0 = @CIV0 + 4;
\} while (@CIV0 < 24); /*~3 */
@mainLoopFinalCiv0 = (unsigned) @CIV0; lab_25:

```
if (!1) goto lab_28;
    Scalar Epilogue
@ubCondTest1 = (unsigned) ((K1 & 3) * -4 + 16);
@CIVO = 0;
do { /* id=3 guarded */ /* ~29 */
    /* region = 0 */
    /* bump-normalized */
    if ((unsigned) (@CIV0 * 4) < @ubCondTest1) goto lab_31;
    pout0[]0[K1 + (24 + @CIV0)] = pin0[]0[K1 + (24 + @CIV0)] + pin1[]0[K1 + (24 + @CIV0)];
lab_31:
    /* DIR LATCH */
    @CIV0 = @CIV0 + 1;
} while (@CIV0 < 8); /* ~29 */
@CIV0 = 32;
```


## Scalar Prologue/Epilogue Problems

OOne loop becomes 3 loops: Scalar Prologue, SIMD Body, Scalar Epilogue

Contains an "if" stmt, per peeled stmt, inside the Scalar P/E loops
If there is one stmt that is misaligned, 'every statement' needs to be peeled
$\square$ Scalar P/E do not benefit from SIMD computation where as Vector P/E does.

## The million bucks questions...

$\square$ When there is a need to generate scalar p/e, what is the threshold for a loop upper bound?

OWhat is the performance difference between vector p/e versus scalar p/e?

## Experiments

$\square$ Written a gentest script with following parameters:
$>$./gentest -s snum -I Inum -[c/r] ratio -n ub
$>-\mathrm{s}$ : number of store statements in the loop
$>-\mathrm{I}$ : number of loads per stmt
$>-[\mathrm{c} / \mathrm{r}]$ : compile time or runtime misalignment, where $0<=$ ratio <= 1 to specify the fraction of stmts that is aligned (i.e. known to aligned at quad word boundary during compile time).
$>-\mathrm{n}$ : upper bound of the loop (compile time constant)
USince we're only interested in overhead introduced by p/e, load references are relatively aligned with store references. (no shifts inside body)
Use addition operation
DAssume data type of float (i.e. 4 bytes)
$\square$ Each generated testcase is compiled at -03 -qhot -qenablevmx arch=ppc970, and ran on AIX ppc970 machine (c2blade24)
Each testcase is ran 3 times with average timing recorded.
$\square 10$ variants of the same parameters are generated.

## Results


$>$ With the lowest functional ub of 12 and in the presence of different degree of compile misalignment, it is always good to simdize!
$>$ Tobey is able to fully unroll the scalar p/e loops and fold away all the if conditions. (good job!)

## Results

Runtime Misalignment Study for Scalar P/E

$>$ When the aligned ratio is below 0.25 (i.e. misaligned ratio is greater than 0.75 ) at ub12, scalar ple gives overhead too large that it is not good to simdize.
$>$ However, if we raise the ub to 16 , it is always good to simdize regardless of any degree of misalignment!
$>$ Tobey is still able to fully unroll the scalar P/E loops, but can't fold away "if"s with runtime condition.

Answer to the first question.
$\square$ When there is a need to generate scalar p/e, what is the threshold for a loop upper bound? Compile time 12, Run time 16.

## Results


$>$ In the presence of only compile misalignment, vector p/e is always better than scalar p/e >Improvement:
>Since every stmt is peeled, those that we have peeled a quad word may still be done using vector instructions

## Results


$>$ In the presence of high runtime misalignment ratio, vector p/e suffers tremendous when it needs to generate select mask using a runtime variable.
$>$ It is better to do scalar p/e when misalignment ratio is greater than 0.25 !

## Answer to the second question

QWhat is the performance difference between vector p/e versus

## scalar p/e?

> Vector p/e is always better when there is only compile time misalignment. When there is runtime misalignment of greater than 0.25 , scalar p/e proves to be better.

Motivating Example

- Not all computations are simdizable
> Dependence cycles
> Non-stride-one memory accesses
> Unsupported operations and data types
$\square$ A simplified example from GSM.encoder, which is a speech compression application



## Current Approach: Loop Distribution

$\square$ Distribute the simdizable and non/partially simdizable statements into separated loops (after Loop distribution)

```
        for (i = 0; i < N; i++) {
1: d[i+1] = d[i] + rp[i] * u[i];
    }
    for (i = 0; i < N; i++) {
2: t[i] = u[i] + rp[i] * d[i];
    }
```

-Simdize the loops with only simdizable statements (after SIMDization)

```
for (i = 0; i < N; i++) {
1: d[i+1] = d[i] + rp[i] * u[i];
    }
    for (i = 0; i < N; i+=4) {
2: t[i:i+3] = u[i:i+3] + rp[i:i+3] * d[i:i+3];
}
```

Problems with Loop Distribution
DIncrease reuse distances of memory references

```
for (i = 0; i < N; i++) {
1: d[i+1] = d[i] + (rp[i] * u[i]);
2: t[i] =u[i])+(rp[i] * d[i]);
```

DOnly one unit is fully utilized for each loop

```
    for (i = 0; i < N; i++) {
1: d[i+1] = d[i] + (rp[i]
    }
    for (i = 0; i < N;i++) {
2: t[i] =u[i])+\underset{O(N)}{+}(rp[i] * d[i]); \Scalaridle
```


## Preliminary results

aThe prototyped mixed mode SIMDization has illustrated a gain of 2 times speed up for the SPEC95 FP swim. With loop distribution, the speed up is only 1.5 times.

## Conclusion and Future tuning plan

$\square$ Further improvement on scalar p/e code generation.
> Currently, finding out cases when stmt re-execution is allowed. This will allow us to fold away more if conditions
> More experiments to determine the upper bound threshold for different data types
$\square$ Enable Mixed-mode SIMDization
$\square$ Integration of SIMDization framework into TPO better
$>$ e.g. predicative commoning

## Acknowledgement

This work would not be possible without the technical contribution from the following individuals.
$>$ Roch Archambault/Toronto/IBM
> Raul Silvera/Toronto/IBM
> Yaoqing Gao/Toronto/IBM
> Gang Ren/Watson/IBM

