



Auto-SIMDization Challenges

Amy Wang, Peng Zhao,

IBM Toronto Laboratory

Peng Wu, Alexandre Eichenberger

IBM T.J. Watson Research Center

Auto-SIMDization Challenges

October 17, 2005 @2005 IBM Corporation



Objective:

2

What are the new challenges in SIMD code generation that are specific to VMX?

(due to lack of time....)

- Scalar Prologue/Epilogue Code Generation (80% of the talk)
- Loop Distribution (10% of the talk)
 - Mixed-Mode SIMDization
- Future Tuning Plan (10% of the talk)



Background:


3

Hardware imposed misalignment problem

More details in the CELL tutorial Tuesday afternoon


Single Instruction Multiple Data (SIMD) Computation

Process multiple "b[i]+c[i]" data per operations






Code Generation for Loops (Multiple Statements)



Code Generation for Partial Store – Vector Prologue/Epilogue

for (i=0; i<100; i++) a[i+3] = b[i+1] + c[i+2];




□ Can be complicated for multi-threading and page faulting issues



Multi-threading issue

for (i=0; i<100; i++) a[i+3] = b[i+1] + c[i+2];





Solution – Scalar Prologue/Epilgue

int K1;

int i;

8

void ptest() {

for (i=0;i<UB;i++) {

```
After Late-SIMDization
                                                                                     Scalar Prologue
                                             20 | void ptest()
                                            22 | if (!1) goto lab_4;
                                                @CIV0 = 0;
                                                if (!1) goto lab 26;
                                                @ubCondTest0 = (K1 & 3) * -4 + 16;
                                                @CIV0 = 0;
                                                do { /* id=2 guarded */ /* ~27 */
pout0[i+K1] = pin0[i+K1] +
                                                 /* region = 0 */
                                                 /* bump-normalized */
                   pin1[i+K1];
                                                 if ((unsigned) (@CIV0 * 4) >= @ubCondTest0) goto lab 30;
                                                 pout0[]0[K1 + @CIV0] = pin0[]0[K1 + @CIV0] + pin1[]0[K1 + @CIV0];
                                                lab 30:
                                                 /* DIR LATCH */
                                                 @CIV0 = @CIV0 + 1;
                                                } while (@CIV0 < 4); /* ~27 */
                                                @CIV0 = 0;
```

```
lab 26:
```

IEN			
		_	Contraction Advancement
			_
	 -	_	
	-	-	- T -

if (!1) goto lab_25;		SIMD Body		
<pre>@CIV0 = 0; do { /* id=1 guarded /* region = 8 */ 23 @V.pout0[]02[K1 + 22 /* DIR LATCH */ @CIV0 = @CIV0 + } while (@CIV0 < 24)</pre>	+ (@CIV0 + 4)] = @V.pi 4;	in0[]01[K1 + (@CIV0 + 4)] + @V.pi	in1[]00[K1 + (@CIV0 + 4)];	
@mainLoopFinalCiv(lab_25:	0 = (unsigned) @CIV0;	if (!1) goto lab_28;	Scalar Ep	ilogue
		<pre>@ubCondTest1 = (unsigned) ((K @CIV0 = 0; do { /* id=3 guarded */ /* ~29 */</pre>	ubCondTest1) goto lab_31;	+ pin1[]0[K1 + (24 + @CIV0)];

9

• • •



Scalar Prologue/Epilogue Problems

- One loop becomes 3 loops: Scalar Prologue, SIMD Body, Scalar Epilogue
- Contains an "if" stmt, per peeled stmt, inside the Scalar P/E loops
- If there is one stmt that is misaligned, 'every statement' needs to be peeled
- Scalar P/E do not benefit from SIMD computation where as Vector P/E does.



The million bucks questions...

When there is a need to generate scalar p/e, what is the threshold for a loop upper bound?
 What is the performance difference between vector p/e versus scalar p/e?



Experiments

12


Written a gentest script with following parameters:

- ./gentest -s snum -l lnum -[c/r] ratio -n ub
- -s : number of store statements in the loop
- ➤ -I : number of loads per stmt
- -[c/r] : compile time or runtime misalignment, where 0 <= ratio <= 1 to specify the fraction of stmts that is aligned (i.e. known to aligned at quad word boundary during compile time).</p>
- -n : upper bound of the loop (compile time constant)

Since we're only interested in overhead introduced by p/e, load references are relatively aligned with store references. (no shifts inside body)
 Use addition operation

- □ Assume data type of float (i.e. 4 bytes)
- □ Each generated testcase is compiled at –O3 –qhot –qenablevmx arch=ppc970, and ran on AIX ppc970 machine (c2blade24)
- **Each testcase is ran 3 times with average timing recorded.**
- □ 10 variants of the same parameters are generated.

Results




➢With the lowest functional ub of 12 and in the presence of different degree of compile misalignment, it is always good to simdize!

➤Tobey is able to fully unroll the scalar p/e loops and fold away all the if conditions. (good job!)

Results

14



➢When the aligned ratio is below 0.25 (i.e. misaligned ratio is greater than 0.75) at ub12, scalar p/e gives overhead too large that it is not good to simdize.

➢However, if we raise the ub to 16, it is always good to simultize regardless of any degree of misalignment!

➤Tobey is still able to fully unroll the scalar P/E loops, but can't fold away "if"s with runtime condition.




Answer to the first question.

□ When there is a need to generate scalar p/e, what is the threshold for a loop upper bound? Compile time 12, Run time 16.

IBM

Results



>In the presence of only compile misalignment, vector p/e is always better than scalar p/e


>Improvement:

Since every stmt is peeled, those that we have peeled a quad word may still be done using vector instructions

IBM

Results

17



>In the presence of high runtime misalignment ratio, vector p/e suffers tremendous when it needs to generate select mask using a runtime variable.

➤It is better to do scalar p/e when misalignment ratio is greater than 0.25!



Answer to the second question

What is the performance difference between vector p/e versus scalar p/e?

 Vector p/e is always better when there is only compile time misalignment. When there is runtime misalignment of greater than 0.25, scalar p/e proves to be better.



Motivating Example

- □ Not all computations are simdizable
 - Dependence cycles
 - Non-stride-one memory accesses
 - Unsupported operations and data types
- □ A simplified example from *GSM.encoder*, which is a speech compression application

```
Linear Recurrence
Not simdizable
for (i = 0; i < N; i++) {
    1:    d[i+1] = d[i] + (rp[i] * u[i]);
    2:    t[i] = u[i] + (rp[i] * d[i]);
    Fully simdizable</pre>
```



Current Approach: Loop Distribution

Distribute the simulicable and non/partially simulicable statements into separated loops (after Loop distribution)

```
for (i = 0; i < N; i++) {
1: d[i+1] = d[i] + rp[i] * u[i];
    }
    for (i = 0; i < N; i++) {
2: t[i] = u[i] + rp[i] * d[i];
    }
</pre>
```

Simulation Simulation Simulation

```
for (i = 0; i < N; i++) {
1: d[i+1] = d[i] + rp[i] * u[i];
    }
    for (i = 0; i < N; i+=4) {
2: t[i:i+3] = u[i:i+3] + rp[i:i+3] * d[i:i+3];
    }</pre>
```



Problems with Loop Distribution

□Increase reuse distances of memory references

Only one unit is fully utilized for each loop



Preliminary results

The prototyped mixed mode SIMDization has illustrated a gain of 2 times speed up for the SPEC95 FP swim. With loop distribution, the speed up is only 1.5 times.



Conclusion and Future tuning plan

□ Further improvement on scalar p/e code generation.

- Currently, finding out cases when stmt re-execution is allowed. This will allow us to fold away more if conditions
- More experiments to determine the upper bound threshold for different data types

Enable Mixed-mode SIMDization

□ Integration of SIMDization framework into TPO better

e.g. predicative commoning



Acknowledgement

This work would not be possible without the technical contribution from the following individuals.

- Roch Archambault/Toronto/IBM
- Raul Silvera/Toronto/IBM
- Yaoqing Gao/Toronto/IBM
- Gang Ren/Watson/IBM